
LTC1403-1/LTC1403A-1
10
14031fc
TIMING DIAGRAM
Nap Mode and Sleep Mode Waveforms
SCK to SDO Delay
SLK
CONV
NAP
SLEEP
VREF
t1
t12
t1
NOTE: NAP AND SLEEP ARE INTERNAL SIGNALS
14031 TD02
t8
t10
SCK
SDO
14031 TD03
VIH
VOH
VOL
t9
SCK
SDO
VIH
90%
10%
SCK
CONV
INTERNAL
S/H STATUS
SDO
t7
t3
t1
1
18
17
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
t2
t6
t8
t4
t5
t8
t9
tACQ
SAMPLE
HOLD
Hi-Z
tCONV
14-BIT DATA WORD
SDO REPRESENTS THE ANALOG INPUT FROM THE PREVIOUS CONVERSION
*BITS MARKED "X" AFTER D0 SHOULD BE IGNORED.
tTHROUGHPUT
14031 TD01
D11
D10
D8
D7
D6
D5
D4
D3
D2
D1
D0
X*
D9
SAMPLE
1
LTC1403-1 Timing Diagram
LTC1403A-1 Timing Diagram
SCK
CONV
INTERNAL
S/H STATUS
SDO
t7
t3
t1
1
18
17
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
t2
t6
t8
t4
t5
t8
t9
tACQ
SAMPLE
HOLD
Hi-Z
tCONV
14-BIT DATA WORD
SDO REPRESENTS THE ANALOG INPUT FROM THE PREVIOUS CONVERSION
tTHROUGHPUT
14031 TD01b
D13
D12
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
D11
SAMPLE
1